Contribuições à verificação funcional ajustada por cobertura para núcleos de hardware de comunicação e multimídia. / Contribuitions to coverage-driven verification of communication and multimedia IP-cores.

AUTOR(ES)

Edgar Leonardo Romero Tobar

DATA DE PUBLICAÇÃO

2010

RESUMO

Making functional verification more efficient in terms of computational and time resources is mandatory in order to maintain the evolution of digital systems. Coverage driven verification is one of the recently used alternatives for speeding up the execution of testbenches. Many approaches have been successfully applied to the functional verification of cores in the application domain of general purpose processors, however, being influenced by the specific coverage and testcase dimensionality characteristics of this domain. Furthermore, little attention has been given to the use of coverage driven verification in other domains, such as communication systems and multimedia systems. These domains have been considered in the present study, together with the specific factors that have influenced the coverage driven testbench results. Among these factors, one has identified the size of the testcase space and the distribution of the coverage events; making it necessary to the development of this work, several changes regarding the construction of the coverage driven testbenches. Coverage driven testecase generation is performed by feedbacking the coverage status information and selecting those testcases that lead to the improvement of the coverage progression rate. This feedback depends on the construction of a model, by automatic learning, which relates testcases and the observations of coverage events. During this work, realistic large IP cores were verified with the following coverage driven techniques: Bayesian networks and classification tree data mining. These techniques, previously used in specific research works, adopt local optimization in their processing. In the present work, coverage driven verification with support vector machine learning, is tested due to the fact that this technique is based in a global optimization process. Results of this work have shown the need of adaptation of the coverage driven verification to the application domain characteristics, in order to obtain meaningful acceleration in testbench execution.

ASSUNTO(S)

integrated circuits design quality circuitos integrados qualidade de projeto microelectronics microeletrônica

Documentos Relacionados

• ipProcess: um processo para desenvolvimento de IP-Cores com implementaÃÃo em FPGA
• GeraÃÃo automÃtica de interface para incorporaÃÃo de IP-Cores em ambientes SoC
• Simulação e emulação de tráfego multimídia em redes IP
• Uma API de comunicação para aceleração por hardware de simuladores moleculares
• Uma arquitetura para verificação de blocos de computação gráfica em hardware