A novel voltage-mode CMOS quaternary logic design

AUTOR(ES)

Silva, Ricardo Cunha Gonçalves da

DATA DE PUBLICAÇÃO

2011

RESUMO

This brief presents a novel kind of voltage-mode CMOS design that uses multiple threshold voltage transistors and three power supply lines to implement quaternary logic gates, showing lower power dissipation and using less area than the present voltage-mode quaternary circuits. Inverter, NMIN, and NMAX gates are simulated with the Spice tool using TSMC 0.18-μm technology. The proposed logic circuits overcome the limitations of previous implementations used for multiple-valued logic circuits, such as static power consumption and noise vulnerability.

ASSUNTO(S)

microeletronica inverter multiple-valued logic (mvl) circuits nmax nmin voltage-mode quaternary cmos desig

Documentos Relacionados

• Projeto de uma fonte de tensão de referência CMOS usando programação geométrica.
• Design of low-voltage CMOS class-AB operational amplifiers
• Bandgap voltage references in submicrometer CMOS technology
• The dual-mode quaternary structure of seminal RNase.
• The Heuristic/persuasive logic of graphic design