Study of the source and drain series resistance in SOI FinFETs triple gate transistors and with strained channel. / Estudo da resistência série de fonte e dreno de transistores SOI FinFETs de porta tripla e com canal tensionado.

AUTOR(ES)

Talitha Nicoletti

DATA DE PUBLICAÇÃO

2009

RESUMO

This work presents the study of the source and drain series resistance behavior in standard and strained SOI FinFETs triple gate transistors. In SOI FinFETs transistors there is an increase of the source and drain series resistance due to the narrow of these regions, being this parameter a key limiting factor to the next generations. The use of strained transistors is one of the potential technologies to the next generation high performance because it increase the drive current through an enhance in the carrier mobility, decreasing the transistors total resistance and, therefore, the source and drain series resistance. Initially, a study of some series resistance extraction methods, present in the literature was done, in order to obtain the most appropriate for applications and analysis subsequent. This work was done based on experimental results and numerical simulations, enabling the physical understanding of the phenomenon studied. The series resistance was explored in different technologies, as standard SOI FinFETs triple gates and with uniaxial and biaxial strain. The use of selective epitaxial growth (SEG) in the source and drain regions, with high doping levels, was also studied in the different technologies, because with the use of this technique, the series resistance decreases substantially without compromising the drive current and transconductance. The obtained results from the different technologies with and without the use of SEG were analyzed and compared showing that, SOI FinFETs triple gate transistors with SEG present the lower values of series resistance even for standard devices if compared with strained ones without the use of SEG.

ASSUNTO(S)

resistência série de fonte e dreno tecnologia soi soi technology source and drain series resistance finfets crescimento seletivo epitaxial strained transistors finfets selective epitaxial growth transis

Documentos Relacionados

• Influência do Crescimento Epitaxial Seletivo (SEG) em transistores SOI de porta tripla de canal N tensionado.
• Double-gate nanotransistors in silicon-on-insulator : simulation of sub-20 nm FinFETs
• Estudo de transistores SOI de múltiplas portas com óxidos de porta de alta constante dielétrica e eletrodo de porta metálico.
• Study os self-heating effect in SOI transistors with graded-channel structure- GC SOI MOSFET.
• Fonte de tensão de referencia ajustavel implementada com transistores MOS