Análise dos parâmetros analógicos do dispositivo SOI DTMOS. / Analog performance of dynamic threshold voltage SOI MOSFET.

AUTOR(ES)

Jefferson Oliveira Amaro

DATA DE PUBLICAÇÃO

2009

RESUMO

This work presents the study of analog performance parameters of PDSOI (Partially-depleted) transistor in comparison with a Dynamic Threshold MOS transistor (DTMOS). The DTMOS is a partially-depleted device with dynamic threshold voltage. This variation of threshold voltage is obtained when the gate is connected to the silicon film (channel) of the PDSOI device, improving the electrical characteristics of a conventional SOI. The characteristics of this device is an ideal subthreshold slope (60mV/dec), due to the reduced body effect and improved current drive. When the gate voltage increases in DTMOS (body tied to gate), there is a body potential increase, which results in a higher drain current due to the sum of the MOS current with the bipolar transistor (BJT) one. Several two-dimensional numerical simulations were done with the ATLAS Simulator to obtain a better knowledge of DTMOS device to compare with PDSOI. The electrical characteristics analyzed through two-dimensional numerical simulations are the drain current as a function of (VGS) with drain bias fixed at 25 mV and 1 V. The channel length varied from 10 to 1 um. Through these simulations the main electrical characteristics and the analog performance parameters were obtained of DTMOS in comparison with conventional SOI, as: transconductance (gm), threshold (VTH) voltage, and subthreshold slope (S). Considering the drain bias of 1V, transconductance and subthreshold voltage were obtained. In the next step, the characteristics curves of drain current (IDS) as a function of (VDS), where the gate bias varied from 0 to 200 mV of (VGT), to obtain the Early voltage (VEA) and output conductance (gD), the intrinsic gain DC (AV) and a unit-gain frequency to both devices were simulated. The experimental results were measured in two steps: in the first step all electrical characteristics and parameters considering a channel length (L) variation were obtained and in the second step a channel length was fixed and varied the width (W) was varied to study if this variation had any effects on the results. The gm/IDS ratio of DTMOS was 40 V-1 , independent of channel length and a increase of 14 dB in intrinsic gain, when using a channel length of 0,22 µm, compared with the conventional SOI was obtained. Improvement was observed in the performance of analog parameters when compared whit conventional SOI and DTMOS has been widely used in Low-Power- Low-Voltage applications.

ASSUNTO(S)

dispositivos eletrônicos dtmos intrinsic gain dc medidas elétricas circuitos analógicos microeletrônica transistores (modelagem) circuitos integrados mos pdsoi two-dimensional simulation electrical characterization unit-gain frequency soi

Documentos Relacionados

• Study os self-heating effect in SOI transistors with graded-channel structure- GC SOI MOSFET.
• Modelagem, simulação e fabricação de circuitos analógicos com transistores SOI convencionais e de canal gradual operando em temperaturas criogênicas.
• Estudo do ponto invariante com a temperatura ("Zero Temperature Coefficient") em transistores SOI Mosfet fabricados com tecnologia ultra-submicrométrica.
• Análise da estabilidade de sistemas de controle analógicos-digitais em função do período de amostragem
• Stability analysis of analog-digital control systems as a function of the samplint period