Um modelo de memória transacional para arquiteturas heterogêneas baseado em software Cache / A transactional memory model for heterogeneous architectures based in Software Cache

AUTOR(ES)

Felipe Portavales Goldstein

DATA DE PUBLICAÇÃO

2010

RESUMO

The adoption of multi-core processors by the industry has pushed towards the development of new techniques to simplify programming parallel software. The technique called transactional memories is one of the most promising. This technique is able to execute multiple tasks concurrently in an optimistic way to achieve a better performance. Another advantage is that the usage of this technique is simpler than the classic mutual exclusion. This work proposes the first transactional memory model for hybrid architectures, in this case the target architecture is the Cell BE processor. The Cell BE is specially complex because of the dificulties when acessing the main shared memory from one of the SPEs. The proposed model acts as a layer between the program running and the main shared memory, allowing transparent access to the data, guaranteeing coherency and automatic concurrency control. The proposed model uses a Software Cache combined with a transactional memory to facilitate the acess to the main memory from the SPEs. This model was implemented and tested using 8 benchmark applications, showing its feasability in real use cases. A detailed analysis of its internal parts has been made to show the impact of each part in the overal system performance. The model was able to achieve a performance up to two times better than a similar implementation using a global mutex. The advantages of this model rely on its usability, coherency guaranty and because it is able to avoid concurrency programming bugs such as dead-lock, which are common in a mutex implementation. This work won the best paper award at SBAC-PAD 2008

ASSUNTO(S)

transactional memories hierarchical memory (computer science) multi core memória transacional memória cache memória hierárquica (computação) multi core arquitetura de computador cache memory computer architecture

Documentos Relacionados

• Explorando memoria transacional em software nos contextos de arquiteturas assimetricas, jogos computacionais e consumo de energia
• Memória transacional em hardware para sistemas embarcados multiprocessados conectados por redes-em-chip
• Avaliação do compartilhamento das memórias cache no desempenho de arquiteturas multi-core
• A model for requirements traceability based in generalization of links and attribbutes.
• Um modelo para rastreabilidade de requisitos de software baseado em generalização de elos e atributos