Projeto de um circuito integrado dedicado a simulação de circuitos ULSI

AUTOR(ES)
DATA DE PUBLICAÇÃO

1999

RESUMO

The aim of this work is the development of a custom microprocessor to simulate ULSI - Ultra Large Scale Integration circuits. It is part of an array of processors proposed as a system for circuit simulation by Hardware, named ABACUS. Inside the ABACUS, the microprocessor, named MPH - Model Processing Hardware (model processor), is the basic cell of the microprocessor array. The architecture of the MPH is composed by: input and output registers, memory to store the program of description model - UMA; a memory for the storage of simulation data and results - MEL; microprogramed control and Arithmethic and Logic Unit in 32 bits floating point. As its architecture is microprogrammed it can be employed in other custom systems like: time prevision satellite, robotics, neural networks, evolvable hardware and so on. The design has been descibed in VHDL language - VHSIC Hardware Description Language and simulated in Mentor Graphics enviroment .

ASSUNTO(S)

aritmetica de virgula flutuante microprogramação microprocessadores arquitetura de computador

Documentos Relacionados